Este libro28 x 21.6 x 1.3 cm11.02 x 8.5 x 0.51 in
Enviar a
FL
Selecciona tu ubicación
Los costos de envío se calcularán en base a esta dirección en todo el sitio.
Los costos de envío se calcularán en base a esta dirección en todo el sitio.
Selecciona tu país
América
Argentina
Brasil
Canadá
Chile
Colombia
Costa Rica
Ecuador
El Salvador
Estados Unidos
México
Perú
República Dominicana
Uruguay
Europa
Alemania
Austria
Bélgica
Croacia
Dinamarca
Eslovaquia
Eslovenia
España
Finlandia
Francia
Grecia
Hungría
Irlanda
Italia
Letonia
Malta
Noruega
Países Bajos
Polonia
Portugal
Reino Unido
República Checa
Serbia
Suecia
Suiza
Resto del mundo
CUDA and GPU Parallel Computing Engineering. Accelerating Scientific and High-Performance Workloads Through CUDA Kernels, Memory Optimization, and Multi-GPU Scaling (en Inglés)
Eamon Virek
CUDA and GPU Parallel Computing Engineering. Accelerating Scientific and High-Performance Workloads Through CUDA Kernels, Memory Optimization, and Multi-GPU Scaling (en Inglés)
Eamon Virek (Autor) · Independently published · Tapa Blanda
Quedan más de 100 unidades
$ 16.04CUDA and GPU Parallel Computing Engineering. Accelerating Scientific and High-Performance Workloads Through CUDA Kernels, Memory Optimization, and Multi-GPU Scaling (en Inglés)
Eamon Virek
A practical guide to high-performance CUDA development for engineers, researchers, and developers who need more than introductory examples. This book focuses on the full workflow of GPU computing, from understanding how streaming multiprocessors execute warps to building maintainable, testable, and scalable applications for real scientific workloads.
The chapters move from core architecture and programming fundamentals into profiling, memory tuning, numerical accuracy, and multi-GPU scaling. You will see how to turn a correct kernel into an efficient one, how to measure bottlenecks with Nsight tools, and how to make informed tradeoffs between occupancy, bandwidth, latency, and precision.
What this book coversGPU architecture and execution behavior, including warps, scheduling, memory hierarchy, and data movement costs.CUDA kernel design, with launch configuration, indexing, synchronization, debugging, and reusable interfaces.Performance engineering, using profiling metrics and iterative optimization based on measured results.Memory optimization, including coalescing, shared memory tiling, register pressure, cache behavior, and data layout.Common scientific patterns, such as stencils, reductions, scans, sparse formats, and batched linear algebra.Numerical correctness, with floating point behavior, stable summation, boundary handling, and CPU validation.Advanced coordination techniques, such as warp and block level operations, streams, events, and asynchronous overlap.Host and multi-GPU engineering, covering pinned memory, unified memory, partitioning strategies, NCCL, halo exchange, and scaling studies.Why it stands outEngineering-first approach, centered on real optimization decisions rather than isolated syntax.Workflow oriented, with profiling, testing, benchmarking, and regression tracking built into the discussion.Useful for scientific computing, especially stencil solvers, sparse methods, reductions, and iterative pipelines.Built for maintainability, with guidance on project structure, code reuse, and repeatable validation.Ideal for anyone who wants to write CUDA code that is not only correct, but also fast, traceable, and ready for production-scale workloads.
¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.