SATH: Simulated Annealing C code To FPGA Hardware compiler: Customizing Pipelined Simulated Annealing IP cores with a dedicated C to FPGA compiler
Jonathan Phillips
SATH: Simulated Annealing C code To FPGA Hardware compiler: Customizing Pipelined Simulated Annealing IP cores with a dedicated C to FPGA compiler
Jonathan Phillips (Autor) · Vdm Verlag · Tapa Blanda
$ 62.67
$ 125.34
Ahorras: $ 62.67
Elige la lista en la que quieres agregar tu producto o crea una nueva lista
Ir a Mis ListasSATH: Simulated Annealing C code To FPGA Hardware compiler: Customizing Pipelined Simulated Annealing IP cores with a dedicated C to FPGA compiler
Jonathan Phillips
¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.
